This bit of code sets the reset line, holds it for 10 clock cycles, and then clears it. At the end of the test bench is a 400 cycle delay just to let the counters do something. Simulation Specifics ...